Abstract: The paper presents a 16Gb SDRAM with a vertical-channel-transistor-based 4F 2 cell and cell-on-peripheral (COP) architecture. Wafer-to-wafer hybrid copper bonding is applied to COP, which ...
Some results have been hidden because they may be inaccessible to you
Show inaccessible results