This article outlines the design strategies currently used to address these bottlenecks, ranging from data center systolic ...
If the ARM processor in its many incarnations is to take on the reigning Xeon champ in the datacenter and the born again Power processor that is also trying to knock Xeons from the throne, it is going ...
Barcelona-based Semidynamics is aiming at next-generation AI chips and algorithms such as transformer with intellectual property called ‘All-In-One AI’. Rather than having on the same IC a multi-core ...
The computing industry has reached a significant milestone with the ratification of the 1.0 RISC-V Vector Specification. This development marks the beginning of a new era in computing efficiency, as ...
Ceva, Inc. has unveiled its fifth generation CEVA-XC DSP architecture, the CEVA-XC20, at Mobile World Congress (MWC) 2023. The CEVA-XC20 is based on a new vector multi-threaded massive compute ...
A search is underway across the industry to find the best way to speed up machine learning applications, and optimizing hardware for vector instructions is gaining traction as a key element in that ...
A monthly overview of things you need to know as an architect or aspiring architect. Unlock the full InfoQ experience by logging in! Stay updated with your favorite authors and topics, engage with ...
Some results have been hidden because they may be inaccessible to you
Show inaccessible results